Mixed-Signal Design Verification Engineer Job at Datum Technologies Group, San Jose, CA

QW5xQlhNL0VTa3p4aHBBdFVFb21hbWQ4SFE9PQ==
  • Datum Technologies Group
  • San Jose, CA

Job Description

Currently, we have an opening for Mixed-Signal Design Verification Engineer with our Client at San Jose, CA | On-Site . I appreciate your time and look forward to hearing from you.

Job Description: Mixed-Signal Design Verification Engineer

Location: San Jose, CA-100% Onsite

Qualifications

  • Good knowledge of System-Verilog RTL coding including state machines, adders, multipliers, combinatorial logic, etc.
  • Good understanding of digital design for mixed signal control loops and designing Verilog / Verilog- A code to control analog circuits (e.g. bandgap, PLL, Amplifier, Filters, CDR.,)
  • Familiarity with behavioral Verilog code for an analog circuit
  • Ability to write thorough test benches for digital and AMS simulators
  • Deep understanding of constraints, especially for mixed-signal designs, including multiple clock domains and clock gating
  • Familiarity with timing closure and static timing analysis tools
  • Experience with scan chain vector generation and verification

Responsibilities

  • Extract modeling specifications from designers
  • Development of Analog/Mixed-Signal model in System-Verilog
  • Development of UVM Testbench and developing test cases
  • Run simulation and fix the behavioral model working with Circuit designer.
  • Develop timing model for the circuit working with layout engineer.
  • This role will provide the ability to directly influence design related changes as required to meet functional specifications
  • Determine whether anomalous symptoms are caused by errors in the specifications, models, testbench, or design
  • Support integration of composite models into larger composite models maintained by other groups

Extract modeling specifications from designers

  • Development of Analog/Mixed-Signal model in System-Verilog
  • Development of UVM Testbench and developing test cases
  • Run simulation and fix the behavioral model working with Circuit designer.
  • Develop timing model for the circuit working with layout engineer.

Dheeraj Srivastava

Phone: 470-632-9705

Email : dheeraj@datumtg.com

Job Tags

Similar Jobs

NavRadiance IT Repair

Marketing Internship Job at NavRadiance IT Repair

 ...are seeking college students who would like to complete a marketing internship before graduation. At Nav Radiance, we work hard to ensure...  ...media, and networking during marketing events. If you have experience in identifying and building long-term relationships with target... 

Salesforce

Summer 2025 Intern - Business Insights Analyst Job at Salesforce

 ...responsible for ensuring these mission-critical programs can make data-driven decisions and operate without roadblocks. In this role,...  ...diverse data sources and tools to solve complex problems. Internship: As an intern, you can expect business insights work including... 

Valley Bank

Client Relationship Associate International Job at Valley Bank

 ...selling products and services and developing, expanding, and retaining relationships. Exercise knowledge of risk management, loss prevention and follow all policies and procedures. Process account opening forms internally with the respective internal departments... 

Pfeiffer Vacuum+Fab Solutions

Customer Success Specialist Job at Pfeiffer Vacuum+Fab Solutions

 ...SUMMARY Responsible for interfacing with customers prior to and after a sale. Develops and maintains positive customer relations and...  ...company functions to ensure quality and timely delivery of services and products. This position has a strong focus on key account... 

The Jewish Leadership Academy

Mathematics Teacher Job at The Jewish Leadership Academy

ABOUT US _______________________________________________________________ The Jewish Leadership Academy is a world-class Jewish Middle and Upper School dedicated to developing the skills, curiosity, and potential of Miamis most ambitious students for a life of purpose...